Chip Design Resources

Sort by

Synopsys Suggests

Dongbu HiTek Provides Process Design Kits for Synopsys' Custom Compiler Solution

May 02, 2016 - New iPDKs Streamline Development of Analog/Power and Mixed-signal Designs for High-growth Markets

Synopsys’ IC Validator Certified by TowerJazz for Signoff Physical Verification

Jul 19, 2016 - Brings Enhanced Design Productivity for TowerJazz’s Advanced Analog/Mixed-Signal Process Technology

Synopsys IC Validator Physical Signoff Verifies 10 Billion+ Transistors ...

May 11, 2017 - Massively Parallel Architecture Accelerates Physical Signoff and Delivers Industry-Leading Turnaround Time

Synopsys and GLOBALFOUNDRIES Collaborate to Deliver Design Platform and IP ...

Jun 20, 2017 - Enablement Includes Industry-Leading IC Compiler II P&R Solution and DesignWare Embedded Memory IP

Synopsys and Industry Technologists to Address the Path to 2-nm SoC Design

Mar 14, 2018 - Panel Topics Include EUV, High-NA, Metallurgy, and FinFET++

Synopsys Announces Industry’s Most Comprehensive Automotive ISO 26262 ...

Mar 20, 2018 - Certification for Tools and Flows Bolsters Synopsys Position as #1 EDA Provider for Automotive Semiconductor Component and System Designs

Synopsys Advances State-of-the-Art in Electronic Design with Revolutionary ...

Mar 11, 2020 - Introducing Synopsys DSO.ai™: The world's first autonomous AI application for chip design

Verifying Functional Safety Designs with Fault Simulation

Apr 14, 2020 - This webinar presents a methodology to effectively verify the functional safety logic implemented by Synplify Premier at the early stages of the design flow using fault ...

Realizing Advanced P&R Design Utilizing Established Process Nodes

Dec 2013 - Despite the high mindshare garnered by the latest developments at 16nm and 10nm, the fact is that the majority of designs taped out today are at 45nm and above. It is clearly the time to...

My RTL is an Alien! - Automating ASIC to FPGA-Based Prototype Conversion

Sep 2013 - FPGA-based prototyping is gaining popularity because it provides an economical way to functionally verify an ASIC design by creating a prototype that runs close to "at speed." FPGA-based...